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Abstract 
Power bus decoupling designs on multilayer printed cir- 
cuit boards must adequately account for the power bus 
interplane capacitance and its consequences for the de- 
sign. Lumped element models for a power bus on a multi- 
layer printed circuit board where an appreciable or entire 
portion of a layer is devoted to power and ground have 
been developed. The models are applicable below the dia- 
tributed resonances of the board. Analytical, circuit sim- 
ulation, and experimental studies have been conducted to 
test the models, investigate the effects of the distributed 
interplane capacitance of the power bus, and the effect 
of interconnect inductance associated with surfacomount 
decoupling capacitors. 
1 Introduction 
Noise is introduced on the power bus by the current de- 
mands of a switching digital device. This delta-I noise, or 
ground bounce, can cause faulty switching and EM1 prob- 
lems. Decoupling capacitors are typically added to the 
power bus in an attempt to mitigate this noise. Previous 
work has demonstrated, using lumped element modeling, 
difficulties with some commonly held design maxims for 
power bus decoupling [I]. With the widespread use of 
multilayer printed circuit boards (PCB), the interplane 
capacitance of the layers devoted to power and ground of- 
fers additional "pure" capacitance for decoupling. Thw 
capacitance is directly connected to the power pins of a 
device, without the interconnects associated with surface- 
mount decoupling capacitors. The potential benefits of 
this capacitance have been demonstrated experimentally 
In the present study, a lumped element model is devel- 
oped for the power bus of a multilayer PCB. The noise 
voltage generated on the power bus by a low to high tran- 
sition of a gate is related to the power bus impedance. 
It is shown that designing for low noise voltage can be 
achieved by proper design of the power bus impedance. 
The result is intuitive since ideally it is desirable to add 
only capacitance to the power bus without the parasitic in- 
terconnect inductance. Analytical and SPICE results are 
presented that demonstrate the effects of inductance as- 
sociated with interconnects of surface-mount decoupling 
capacitors. The benefits of maximiring the power bus 
interplane capacitance are also shown. The validity of 
the lumped element model up to frequencies of several 
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Figure 1: Experimental results of the power bus 
impedance (I ZB I=I Sa1 I +28 d B )  for a 7" x 8" 10 layer 
PCB with an interplane capacitance of 15.3 nF. A single 
10 nF capacitor is placed at  several locations covering the 
entire PCB, in each case through identical interconnect 
inductance and resistance. 
effects of interconnect inductance are also demonstrated 
experimentally, and measurements of the interconnect in- 
ductance for several geometries are given. One particular 
geometry achieves a subnanohenry inductance. 
2 Lumped Element Modeling 
In a multilayer PCB with entire planes devoted to power 
and ground, the inductance associated with the planes is 
typically much smaller than the inductance of the inter- 
connects of surface-mount decoupling capacitors or gates 
connected to the power plane. The total capacitance of 
the power bus, comprised of the power bus interplane ca- 
pacitance plus all surface-mount capacitors, ia then global, 
or shared by all devices connected to the power bur. For 
frequencies below the dietributed resonances, the power 
bus can be modeled with lumped elements. The lumped 
element behavior of the power plane is illustrated with the 
measurements in Figure 1. Measurements of Sal, which 
will be shown to be related to the impedance of the power 
planes, are made on a 7" x 8" ten layer PCB with a single 
layer devoted to power. A 10 nF capacitor was connected 
at five different locations over the board through an iden- 
... 
... 
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Figure 4 Simplified model of the power bus including the 
power supply and impedance of a switching device. 




Yai = - tilayer PCB with surface-mount decoupling capacitors, a switching digital device, and power supply. Li s a + s E + *  
and trgo is the initial state of the bus voltage. The equiv- 
alent shunt current source and admittance for the inter- 
plane power bus capacitance ie C,,V~O and sC,,, reepec- 
tively. The parallel current sourcea and admittanca can 
then be added and transformed to a voltage source 
in series with an impedance 
Figure 3: Equivalent current source and shunt admittance 
for the decoupling capacitor branch, with an initial voltage 
of VBO on the capacitor. 
(2) 
tical inductance interconnect at  all locations. As can be 
seen from the measurements, the I Sa1 I, is nearly identi- 
cal, differing only as a result of two slightly varying values 
of the two nominal 10 nF capacitors employed. A lumped 
element approximation is therefore useful for frequencies 
below the transmission line resonances of the power bus. 
For PCBs with dimensions on the order of 6 - 10" the 
applicable frequencies extend to 200 - 300 M H z .  
A lumped element model of a power bus in a multi- 
layer PCB is shown in Figure 2. The power supply is 
modeled as a DC supply with a series inductance. In 
order to apply linear time-invariant analysis techniques, 
the Switching digital device is modeled simply as a se- 
ries inductance with a capacitive load connected through 
a switch. The interplane capacitance of the power bus is 
modeled with CO, and each surface-mount decoupling ca- 
pacitor ia modeled with a series RLC in shunt with the 
power bus capacitance. The inductance and resistance 
in the decoupling capacitor branch are associated with 
the traces and vias connecting the capacitor to the power 
bus. For 10 mil layers and single vias the values typically 
range from 2 - 10 n H  and 20 - 50 ms2 for inductance and 
resistance, respectively. Relative to these values of induc- 
tance, the incremental inductance of the power planes is 
negligible as can be discerned from the measurements in 
Figure 1. Simple parallel plate transmission line calcula- 
tions yield an inductance on the order of for 10" 
wide boards with a 10 mil spacing. 
Laplace transform techniques can be applied to the cir- 
cuit of Figure 2 allowing for the initial conditions to be eas- 
ily incorporated into the development. A series of trans- 
formations on the sources resulting from the initial condi- 
tions can be made to yield a current source with a shunt 
admittance for each decoupling capacitor branch as shown 
in Figure 3, where 
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where 2~ is defined to  be the board impedance, i.e., the 
impedance seen looking into terminals at the power pins of 
a device. The resulting circuit including a simplified model 
of the switching device and power supply, as shown in 
Figure 4, is then easily analyzed to determine the voltage 
on the power bus aa 
v B ( S )  = ( iBzp ) (3) 
+ zEz,+zpz, 
where s is the transform variable, 2, is the power supply 
impedance, and 2, is the impedance Been looking into the 
gate in the on state. For 2, >> ZB,  Eq.( 3) becomes 
(4) 
1 
V?(S)  H (-) l + %  Ogg s 
Taking the inverse Laplace transform to obtain the bus 
voltage aa a function of time yields 
v B ( t ) = L - '  - (5) { 1:QJ * lJBO 
where L-' denotes the inverse Laplace transform. The 
ringing on the power bus is then determined by the behav- 
ior of 1/ (1 + e> . In the frequency range up to several 
hundred megahe& this function is dominated by the poles 
of ZB. Minimising the ringing on the power bus in the 
time-domain corresponds to 1/ (1 + 2) -+ 1 , which 
corresponds to minimizing the power bus impedance Zg. 
The optimal decoupling strategy is then to add 'pure" 
capacitance, then ZS, = & . Ideally for ZB + 0, 
the inverse Laplace transform of VB(S) then gives a con- 
stant value in time equal to the initial DC state of the 
3 V  
Figure 5: Lumped element circuit for SPICE simulations 
and IZB 1 analysis. 
bus. However, ZB has numerous poles and zeros that al- 
ternate in frequency, and which are associated with the 
interconnect inductance of the surface-mount decoupling 
capacitors. The poles of ZB correspond to ringing in the 
timedomain at the power bus lumped element resonances. 
A power bus design strategy for minimising ground bounce 
for the frequency range over which the model is applicable 
(below approximately 300 M H z )  ie then to minimize the 
power bus impedance I ZB I. A design strategy that min- 
imises I 2~ I is pursued by reducing the series inductance 
of the surface-mount decoupling capacitor interconnects, 
maximising the interplane power bus capacitance, and ju- 
diciously adding loss into the power bus design to reduce 
the Q of the poles of ZB where necessary. 
3 Analytical Results and SPICE 
Simulations 
Extensive SPICE simulations have been pursued for the 
purpose of comparing the ring frequencies of the power bus 
noise with the pole frequencies of the power bus impedance 
2 ~ .  One such circuit model is shown in Figure 5. The low 
to high transition of a switching digital device is modeled 
an two switches which are simultaneously closed for 61 = 
10 ps. The Fourier transform of the time-domain SPICE 
simulations are compared with the power bus impedance 
in Figure 6. The ring frequencies of the power bus voltage 
very nearly correspond to the poles of ZB. 
The effect of reducing the interconnect inductance from 
5 nH to 2 nH in the high frequency decoupling branch 
is illustrated in Figure 7 for the circuit of Figure 5. In 
both Figures 7 and 8 the frequency response is plotted 
starting a t  1 M H z .  As a result of a zero at low megahertz 
frequencies, the pole a t  zero frequency is not plotted on 
these graphs. Reducing the interconnect inductance serves 
to move the associated pole to higher frequencies as well as 
reducing the Q associated with the pole. As a result, the 
frequency range over which the surface-mount capacitor 
provides effective decoupling is extended. At frequencies 
beyond the pole associated with a decoupling capacitor 
branch, the series impedance of the branch is dominated 
by the inductance. At higher frequencies, the decoupling 
capacitor is ineffective and the decoupling is provided by 
the interplane capacitance of the power bus, or other de- 
coupling capacitors that have not gone through aeries and 
parallel resonance. 
The effect of increasing the interplane capacitance of 
Fnpuncv (W 
Figure 0: a) Fourier transform of SPICE simulation re 
sults for the noise voltage on the power bur, and b) the 
magnitude of the power bus impedance for the model of 
Figure 3 with (solid) and without (dashed) an added 1 Q 
series resistance in the bulk decoupling branch. 
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Figure 7: Effect of interconnect inductance on the pole 
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Figure 8: Effect of increased power bus interplane capac- 
itance on the board impedance. 
the power bus is illustrated in Figure 8, where the I ZB I 
is shown for the circuit in Figure 5, with board capaci- 
tances of 3 nF, and 15 nF. These values of power bus 
interplane capacitance correspond to a segmented power 
plane versus entire planes devoted to power in a 7" x 8" 
PCB with 10 mil spacing. While the added capacitance 
is insufficient to make any difference for frequencies below 
approximately 1 M H z ,  Figure 8 shows that the high fro- 
quency decoupling can be significantly enhanced through 
this additional "pure" capacitance. While the case shown 
is simple the benefits a t  higher frequencies of maximizing 
the interplane capacitance is more general. 
Values of capacitance in the 1 p F  range added for low- 
frequency decoupling together with several nanohenriea 
of interconnect inductance results in a pole in the board 
impedance function ZB, as shown in Figures 6 (a) and 
(b), and hence the bus voltage. In both the bus voltage 
and impedance plots, the pole a t  approximately 20 M H z  
is a result of the interconnect inductance of the decou- 
pling capacitor resonating with the interplane power bus 
capacitance. The Q of this pole can be potentially large 
compromising the noise performance of the power bus near 
the pole frequency. The Q of this pole can be reduced by 
adding series loss to the low-frequency decoupling branch 
as seen in Figure 6 (b). 
The results of a SPICE simulation in Figure 6 (a) were 
for a single low to high transition. The resulting noise 
voltage on the power bus at  the resonance frequency of 
the bus was on the order of a few millivolts. While this 
voltage is not significant, a greater difficulty occurs when a 
clock harmonic coincides with one of the resonant frequen- 
cies of the power bus. In this case a large noise voltage 
on the power bus can result. The Fourier transform of a 
SPICE simulation for a periodic switching of the circuit 
shown in Figure 5 is shown in Figure 9. In this case the 
1 nF decoupling capacitor has been replaced by a 10 nF 
capacitor to yield a parallel resonance or pole frequency of 
50 M H z .  The circuit is switched with a period of 20 ns 
(corresponding to a fundamental frequency of 50 M H z  
to excite this power bus resonance. For both the low to 
high and high to low transitions both switches are closed 
simultaneously for a short time 6t = 10 ps. The pulse 
459 
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Figure 9: Results of SPICE simulations for I VB I for a 
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Figure 10: Geometry of the interconnects for the test 
board. 
width of the switching waveform is 10 ns, with a period 
of 20 n s  corresponding to a 50 M H z  switching frequency. 
The noise voltage on the power bus in this case ie 80 mV 
at 50 M H z ,  which is a result entirely of a switching fie- 
quency exciting one of the natural resonancee of the power 
bus. For other switching frequencies the noise voltage at  
any frequency including bus resonance frequencies dour 
not exceed 10 mV. 
4 Experimental Results 
The effects of interconnect inductance, seriee loan, and go- 
ometries for reducing interconnect inductance were inves- 
tigated experimentally. Two-port measurements with an 
HP8753C were conducted on a specially designed 7" x 8", 
10-layer, 10 mil layer-spacing board. A single layer 
was devoted to power with an interplane capacitance of 
15.3 nF. The different interconnect geometries tested are 
shown in Figure 10. The test area comprised of the seven 
interconnect geometries shown was reproduced nine times 
over the entire area of the PCB. The ports of the network 
Table 1: Interconnect Inductance Values 
Interconnect Resistance (d) Inductance 
Pa 12 0.61 
P3 17 1.32 
Pli 54 7.11 
p6 95 15.7 
P? 53 10.3 
P4 22 2.00 
analyser were connected to the PCB power bus through 
low inductance interconnects PI. The center conductor of 
a 0.085" coaxial cable probe was soldered to one bonding 
pad, and the outer shield soldered to the other. The PCB 
power bus impedance ZB can be directly related to the 
measured S31 between the attached coaxial cable probes 
as 
where ZB is the PCB impedance, and Z, = 50 fl is the 
characteristic impedance of the measurement system. For 
2~ < Z,, which is generally the case, except possibly at 
the parallel resonance frequencies, 
I sa1 I- I - I - (I ZB 1-28) d B  (7) 25 
In addition to measuring the PCB impedance with the 
HP8753C, the series resistance of the decoupling capaci- 
tor interconnects can be obtained from measurements of 
S11. The interconnect inductance waa obtained for each 
interconnect configuration by shorting the bonding pads 
with a wide connecting strap, and the resonance frequency 
measured. The interconnect inductance as well as series 
resistance for the six different configurations are shown 
in Table 1. One particular multi-hole interconnect ge- 
ometry with the viae in the bonding pad resulted in a 
subnanohenry inductance. While the area of the bonding 
pads is greater than is typically employed, the advantage 
is an asaociated pole at a higher frequency, thereby ex- 
tending the effective decoupling range of the capacitor, as 
well as a lower Q of the pole. 
The effect of increasing interconnect inductance is 
shown in Figure 11 for a 10 nF capacitor attached to 
the PCB through interconnect inductances of 2.00, 1.32, 
and 0.61 n H ,  for traces (2), (3), and (4), respectively. 
Trace (1) is for the board with no surface-mount capac- 
itor added, and is the 15.3 n F  power bus interplane ca- 
pacitance alone. For decreasing interconnect inductance, 
the pole m c i a t e d  with the decoupling branch shifts to a 
higher frequency, and the Q of the pole is decreased. In 
comparing the traces for an added decoupling capacitor 
with that of the bare board, it is seen that the surface- 
mount decoupling capacitor is not providing any decou- 
pling for frequencies higher than the parallel resonance 
frequency associated with that decoupling branch. In this 
simple case the decoupling is provided entirely by the in- 
terplane capacitance of the power bus beyond the pole 
frequency of the decoupling branch. For numerous de- 
coupling capacitors, the power bus interplane capacitance 
provides all the decoupling at frequencies above the last 
I 
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Figure 11: Measured results for interconnect inductances 
of 2.00 nH (2); 1.32 n H  (3); and 0.61 n H  (4). 
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Figure 12: I 4 1  I for low-lose versus losey 1 n F  capacitors 
connected through inductances of 10.3 and 7.11 nH of 
inductance. 
parallel resonance. For large capacitance and interconnect 
inductance values, thie resonance can easily occur below 
100 M H z .  
The effect of lose in the decoupling capacitor is demon- 
strated experimentally in Figure 12. The I 4 1  1 is shown 
for two types of 1 n F  capacitors attached to the 15.3 nF 
power bus. n a c e  (1) shows the measured value for the 
bare board, and Traces (2) and (3) show the results for a 
low-loss capacitor attached through interconnects P7 and 
Ps, respectively. The results for a higher 10- capacitor at- 
tached through the same interconnect are shown in Traces 
(4) and (5). The Q of the pole in reduced significantly for 
the higher   OM capacitor. In the time-domain, this loss 
causes the circuit to ring down faster. Adding loss to a 
decoupling branch may be of most benefit in the bulk or 
low-frequency decoupling branch. Here the loas can sig- 
nificantly reduce the Q of the pole associated with this 
branch. 
5 Summary 
A lumped element model has been developed for decou- 
pling on a multilayer PCB. The model is valid for fre- 
quencies below the distributed resonances of the power 
bus, which for PCBs on the order of 6 - 10" is approxi- 
mately 200 - 300 M H z .  The noise voltage incurred on 
the power bus for a single low to high transition was 
related analytically to the power bus impedance. From 
these results it was shown that minimising the noise on 
the power bus corresponded to minimizing the power bus 
impedance. SPICE simulations support these results and 
demonstrated that switching at a frequency correspond- 
ing to a resonance of the power bus resulted in significant 
noise voltage at that frequency. 
Experimental results supported the analytical conclu- 
sions. The effect of interconnect inductance on the board 
impedance was demonstrated, and measured values of in- 
ductance for several interconnects were presented. The 
benefit of a small amount of loss was also shown, which 
may be of greatest benefit for low-frequency decoupling. 
Power bus designs on multilayer PCBs, where entire 
layers are devoted to power and ground, achieve the best 
noise performance over the widest range of frequencies 
then by minimising the interconnect inductance and max- 
imising the interplane capacitance of the bus. Experi- 
mental results show that the location of the decoupling 
capacitor is not critical to performance in the frequency 
range below several hundred megaherts (where a lumped 
element model is valid). Decoupling capacitors can then 
be placed in an area that wiIl allow for minimal inductance 
interconnects. 
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